



The Erase Advantage in DG-TFT-SONOS 3-Dimensional Flash

Andrew J. Walker

Schiltron Corporation

1638 Cornell Drive
Mountain View, CA 94040 USA
(email: andy@schiltron.com ; tel: +1 408 425 4150)

Abstract

The ability to erase the memory state in a thin-film transistor (TFT)-based Charge Trap Flash (CTF) cell is done in several ways depending on the process and device architecture. This paper explains the advantage that the Dual-Gate TFT SONOS (DG-TFT-SONOS) has over the other main 3-D TFT CTF approaches.

I. Introduction

Vertically oriented Charge Trap Flash (CTF) NAND such as Bit Cost Scalable (BiCS) has appeared as an apparently strong contender to replace classic 2-D NAND Flash [1], [2], [3], [4]. The main reason for such current popularity is the decreasing relative bit cost as the memory capacity increases through the stacking of more layers. The standard alternative approach for 3-D stacking of CTF NAND is given by the TANOS architecture [5].

In both approaches, special consideration needs to be paid to the erase method. In BiCS, erasing cells within the vertical NAND string requires the generation of electron-hole pairs

due to Gate Induced Drain Leakage (GIDL). This involves taking the gate of a string select transistor negative with respect to its junction. The high fields at the drain result in GIDL current generation such that holes get injected into the vertical channel of the string. This sets the potential of the channel of the string such that a negative potential can be applied to any control gate to erase any cell in the string.

GIDL itself requires large fields within the gate-drain overlap region of the select device [6]. These fields produce hot carriers that can lead to gate dielectric degradation [7], [8]. At the time of writing this article, some data have been published [4] showing BiCS endurance characteristics to 1000 program/erase cycles. However, the corresponding retention seems to be given only for a fresh uncycled device. The real test would be retention of cycled cells. Another interesting challenge may be the amount of current required to erase a full memory since GIDL could result in a sizable current per NAND string compared to the standard erase tunneling currents.

In the more standard NAND strings in 3-D, erasing a cell within a string would be a slow process if access to that cell was required through the other string cells [5]. To achieve fast erase in these cases, a special contact has been introduced, called the source-body tie. This shorts the p-type TFT body to the source with a special contact allowing erase to take place as in standard bulk NAND Flash. Besides the added process complication, other disadvantages of this approach include:

- the need for a thicker TFT body than otherwise would be needed leading to potential scaling problems;
- the inability to voltage bounce the source during programming thus resulting in increased program disturb;

It is with these considerations in mind that the Dual-Gate TFT SONOS (DG-TFT-SONOS) can be shown to have significant advantages during erase.

II. DG-TFT-SONOS

The fabrication sequence used to make the devices in this study has been reported elsewhere [9], [10]. As was shown, the channel of these devices is nanocrystalline silicon. A schematic cross section is given in Fig.1(a) for ease of understanding. Figure 1(b) shows a TEM cross section of the actual string.




Figure 1(a): The basic concept of the dual-gate series string Flash showing simultaneous shielding of stored charge during pass voltage application and intimate electrical interaction for good short channel control. Notice its ability to overdrive the non-memory gates to connect the memory device to the string ends. This overdrive has no disturb effect on the passing cells.




Figure 1(b): *Transmission Electron Micrograph of the structure with cut made parallel to the channel direction.*

The operation of the device has also been given in the literature [9], [10]. Here, the operation during erase is explained.

III. Erase

Figure 2 shows how erase is carried out in the DG-TFT-SONOS memory string.




Figure 2: *Erase is carried out by using the non-memory gates to invert the channel material opposite to the memory devices. This then electrically links up all source-drain*

regions in the string. A voltage is then applied to the bitline contact and/or the source tying the isolated channel regions to within a diode of the bitline and or source voltage. Notice that the erase of any cell in the string is basically the same as the erase of a single cell not in a string.

The ability to use the non-memory gates to link up any source-drain and channel of any cell to the bitline and/or source allows a very flexible approach to erase that does not need a GIDL approach. A special source-body tie is also unnecessary.

Figure 3 shows the programming and erase endurance of the mid-cell of a 32 cell string of sub-50nm devices. No other second-gated memory devices are used in the cycling.




Figure 3: Program/erase of a mid-cell in a 32 cell string using the method described.

IV. Conclusions

The DG-TFT-SONOS architecture allows flexibility in erase that avoids the use of GIDL and any special source-body tie. In this way, the conditions for the erase of a single cell can be extended easily to any length of memory string.

References

- [1] H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sat, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi and A. Nitayama, “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory”, Symp. VLSI Technology Tech. Dig. pp. 14-15, 2007.
- [2] Y. Fukuzumi, R. Katsumata, M. Kito, M. Kido, M. Sato, H. Tanaka, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi and A. Nitayama, “Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory”, International Electron Devices Meeting Tech. Dig. pp. 449-452, Dec. 2007.
- [3] Y. Komori, M. Kido, M. Kito, R. Katsumata, Y. Fukuzumi, H. Tanaka, Y. Nagata, M. Ishiduki, H. Aochi and A. Nitayama, “Disturbless Flash Memory due to High Boost Efficiency on BiCS Structure and Optimal Memory Film Stack for Ultra High Density Storage Device”, International Electron Devices Meeting Tech. Dig. pp. 851-854, Dec. 2008.
- [4] M. Ishiduki, Y. Fukuzumi, R. Katsumata, M. Kito, M. Kido, H. Tanaka, Y. Komori, Y. Nagata, T. Fujiwara, T. Maeda, Y. Mikajiri, S. Oota, M. Honda, Y. Iwata, R. Kirisawa, H. Aochi and A. Nitayama. “Optimal Device Structure for Pipe-shaped BiCS Flash Memory for Ultra High Density Storage Device with Excellent Performance and

- Reliability”, International Electron Devices Meeting Tech. Dig. pp. 625-628, Dec. 2009.
- [5] S.-M. Jung, J. Jang, W. Cho, H. Cho, J. Jeong, Y. Chang, J. Kim, Y. Rah, Y. Son, J. Park, M.-S. Song, K.-H. Kim, J.-S. Lim and K. Kim, “Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Layers on ILD and TANOS Structure for Beyond 30nm Node”, International Electron Device Meeting Tech. Dig. pp. 1-4, Dec. 2006.
- [6] For an excellent introduction to GIDL, see “The Submicron MOSFET” chapter by J. Brews in *High-Speed Semiconductor Devices*, edited by S.M. Sze, John Wiley and Sons, 1990.
- [7] J. Chen, T.-Y. Chan, P.K. Ko and C. Hu, “Gate Current in OFF-State MOSFET”, IEEE Electron Dev. Lett., vol. 10, pp. 203-205, May 1989.
- [8] Z.J. Ma and P.T. Lai, “Oxide-Trap-Induced Instability in GIDL of Thermally Nitrided-Oxide N_MOSFET’s Under Stress”, IEEE Electron Dev. Lett., vol. 13, pp. 77-79, Feb. 1992.
- [9] A.J. Walker, “Sub-50nm DG-TFT-SONOS – The Ideal Flash Memory for Monolithic 3-D Integration”, International Electron Devices Meeting Tech. Dig. pp. 847-850, Dec. 2008.
- [10] A.J. Walker, “Sub-50nm Dual-Gate Thin-Film Transistors for Monolithic 3-D Flash”, IEEE Trans. Elect. Dev., vol. 56, pp. 2703-2710, Nov. 2009.